Jabin Sultana
@jabin27
ASIC Physical Design Engineer L2
Bangladesh
PrimeSilicon Technology (BD) Ltd.
0.08
Activity Score
2
Followers
0
Total Stars
4
Repositories
Top Repositories
Sram_controller
Verilog
★ 0
⑂ 0
Tcl_beginner
★ 0
⑂ 0
Digital-Clock
Verilog
★ 0
⑂ 0
Stopwatch
Verilog
★ 0
⑂ 0
Languages
Recent Activity (90d)
0
Contributions
0
Pull Requests
0
Commits
0
Code Reviews